[libre-riscv-dev] processor and soc naming
[libre-riscv-dev.git] / 97 /
drwxr-xr-x   ..
-rw-r--r-- 5296 0053a1df55723edf4832fda1ae6174b049e479