write_xaiger: inherit port ordering from original module
[yosys.git] / backends / aiger /
drwxr-xr-x   ..
-rw-r--r-- 65 Makefile.inc
-rw-r--r-- 21439 aiger.cc
-rw-r--r-- 26614 xaiger.cc