machxo2: Fix naming of TRELLIS_IO ports to match PIO pins in routing graph.
[yosys.git] / backends / intersynth /
drwxr-xr-x   ..
-rw-r--r-- 43 Makefile.inc
-rw-r--r-- 8129 intersynth.cc