Fix handling of partial init attributes in write_verilog, fixes #997
[yosys.git] / backends / spice /
drwxr-xr-x   ..
-rw-r--r-- 33 Makefile.inc
-rw-r--r-- 8561 spice.cc