projects
/
yosys.git
/ tree
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
| tree
history
|
HEAD
xilinx: Add models for LUTRAM cells. (#1537)
[yosys.git]
/
backends
/
verilog
/
drwxr-xr-x
..
-rw-r--r--
45
Makefile.inc
blob
|
history
|
raw
-rw-r--r--
65276
verilog_backend.cc
blob
|
history
|
raw
projects / yosys.git / tree