Merge pull request #1828 from YosysHQ/eddie/celltypes_speedup
[yosys.git] / backends / verilog /
drwxr-xr-x   ..
-rw-r--r-- 45 Makefile.inc
-rw-r--r-- 65219 verilog_backend.cc