Merge pull request #1175 from whitequark/write_verilog-fix-case-attr-position
[yosys.git] / backends / verilog /
drwxr-xr-x   ..
-rw-r--r-- 45 Makefile.inc
-rw-r--r-- 62272 verilog_backend.cc