Merge pull request #1669 from thasti/pyosys-attrs
[yosys.git] / backends / verilog /
drwxr-xr-x   ..
-rw-r--r-- 45 Makefile.inc
-rw-r--r-- 65332 verilog_backend.cc