write_verilog: write $tribuf cell as ternary.
[yosys.git] / backends / verilog /
drwxr-xr-x   ..
-rw-r--r-- 45 Makefile.inc
-rw-r--r-- 55516 verilog_backend.cc