Merge pull request #1281 from mmicko/efinix
[yosys.git] / backends / verilog /
drwxr-xr-x   ..
-rw-r--r-- 45 Makefile.inc
-rw-r--r-- 62778 verilog_backend.cc