Merge pull request #1703 from YosysHQ/eddie/specify_improve
[yosys.git] / backends / verilog /
drwxr-xr-x   ..
-rw-r--r-- 45 Makefile.inc
-rw-r--r-- 65598 verilog_backend.cc