Merge pull request #1174 from YosysHQ/eddie/fix1173
[yosys.git] / backends / verilog /
drwxr-xr-x   ..
-rw-r--r-- 45 Makefile.inc
-rw-r--r-- 62272 verilog_backend.cc