Merge pull request #3080 from YosysHQ/micko/init_wire
[yosys.git] / backends / verilog /
drwxr-xr-x   ..
-rw-r--r-- 45 Makefile.inc
-rw-r--r-- 75247 verilog_backend.cc