Add "whitebox" attribute, add "read_verilog -wb"
[yosys.git] / backends / verilog /
drwxr-xr-x   ..
-rw-r--r-- 45 Makefile.inc
-rw-r--r-- 58966 verilog_backend.cc