projects / litex.git / tree
? search:
summary | shortlog | log | commit | commitdiff | tree
history | HEAD
targets: add versa_ecp5 with sdram (ecp5 soc hat) at 25MHz/no pll
[litex.git] / doc /
drwxr-xr-x   ..
-rw-r--r-- 65143 litex_logo.png blob | history | raw