xilinx/ecp5/ice40: add (* abc9_flop *) to bypass-able cells
[yosys.git] / examples / intel /
drwxr-xr-x   ..
drwxr-xr-x - DE2i-150
drwxr-xr-x - MAX10
drwxr-xr-x - asicworld_lfsr