targets: add versa_ecp5 with sdram (ecp5 soc hat) at 25MHz/no pll
[litex.git] / litex / boards /
drwxr-xr-x   ..
-rw-r--r-- 0 __init__.py
drwxr-xr-x - platforms
drwxr-xr-x - targets