build/lattice/prjtrellis: modify generated verilog instead of creating a wrapper...
[litex.git] / litex / boards /
drwxr-xr-x   ..
-rw-r--r-- 0 __init__.py
drwxr-xr-x - platforms
drwxr-xr-x - targets