soc/integration/soc_core: add Controller with reset, scratch and bus_errors registers
[litex.git] / litex / boards /
drwxr-xr-x   ..
-rw-r--r-- 0 __init__.py
drwxr-xr-x - platforms
drwxr-xr-x - targets