targets/nexys4ddr: use SoCCore and add_sdram to avoid use of specific SoCSDRAM.
[litex.git] / litex / boards /
drwxr-xr-x   ..
-rw-r--r-- 0 __init__.py
drwxr-xr-x - platforms
drwxr-xr-x - targets