targets/sim: generate csr.csv
[litex.git] / litex / gen /
drwxr-xr-x   ..
-rw-r--r-- 28 __init__.py
drwxr-xr-x - fhdl
drwxr-xr-x - sim