soc/integration/soc_core: add Controller with reset, scratch and bus_errors registers
[litex.git] / litex / gen /
drwxr-xr-x   ..
-rw-r--r-- 28 __init__.py
drwxr-xr-x - fhdl
drwxr-xr-x - sim