build/lattice/prjtrellis: modify generated verilog instead of creating a wrapper...
[litex.git] / litex / gen /
drwxr-xr-x   ..
-rw-r--r-- 28 __init__.py
drwxr-xr-x - fhdl
drwxr-xr-x - sim