projects
/
litex.git
/ tree
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
| tree
history
|
HEAD
build: use our own fhdl/verilog code (needed to avoid combinatorial loop in simulation)
[litex.git]
/
litex
/
gen
/
drwxr-xr-x
..
-rw-r--r--
28
__init__.py
blob
|
history
|
raw
drwxr-xr-x
-
fhdl
tree
|
history
drwxr-xr-x
-
sim
tree
|
history
projects / litex.git / tree