projects / litex.git / tree
? search:
summary | shortlog | log | commit | commitdiff | tree
history | HEAD
gen/fhdl/verilog: set direction to io signals
[litex.git] / litex / gen /
drwxr-xr-x   ..
-rw-r--r-- 28 __init__.py blob | history | raw
drwxr-xr-x - fhdl tree | history
drwxr-xr-x - sim tree | history