projects / litex.git / tree
? search:
summary | shortlog | log | commit | commitdiff | tree
history | HEAD
targets: add versa_ecp5 with sdram (ecp5 soc hat) at 25MHz/no pll
[litex.git] / litex / soc /
drwxr-xr-x   ..
-rw-r--r-- 1716 MISOC_LICENSE blob | history | raw
-rw-r--r-- 0 __init__.py blob | history | raw
drwxr-xr-x - cores tree | history
drwxr-xr-x - integration tree | history
drwxr-xr-x - interconnect tree | history
drwxr-xr-x - software tree | history
drwxr-xr-x - tools tree | history