projects / litex.git / tree
? search:
summary | shortlog | log | commit | commitdiff | tree
history | HEAD
soc/integration/cpu_interface: generate name for Memories in get_csr_header
[litex.git] / litex /
drwxr-xr-x   ..
-rw-r--r-- 48 __init__.py blob | history | raw
drwxr-xr-x - boards tree | history
drwxr-xr-x - build tree | history
drwxr-xr-x - gen tree | history
drwxr-xr-x - soc tree | history
drwxr-xr-x - utils tree | history