targets/sim: fix integrated_main_ram_size when with_sdram
[litex.git] / litex /
drwxr-xr-x   ..
-rw-r--r-- 48 __init__.py
drwxr-xr-x - boards
drwxr-xr-x - build
drwxr-xr-x - gen
drwxr-xr-x - soc