projects
/
nmigen.git
/ tree
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
| tree
history
|
HEAD
back.rtlil: always initialize the entire memory.
[nmigen.git]
/
nmigen
/
back
/
drwxr-xr-x
..
-rw-r--r--
0
__init__.py
blob
|
history
|
raw
-rw-r--r--
31510
pysim.py
blob
|
history
|
raw
-rw-r--r--
25449
rtlil.py
blob
|
history
|
raw
-rw-r--r--
844
verilog.py
blob
|
history
|
raw
projects / nmigen.git / tree