back.{verilog,rtlil}: adjust $verilog_initial_trigger insertion.
[nmigen.git] / nmigen / compat / sim /
drwxr-xr-x   ..
-rw-r--r-- 1605 __init__.py