add Icarus verilog simulation workaround (needed to simulate SATA core)
[litex.git] / platforms /
drwxr-xr-x   ..
-rw-r--r-- 3921 kc705.py
-rw-r--r-- 674 verilog_backend.py