add verilog backend to use the core with a "standard" flow
[litex.git] / platforms /
drwxr-xr-x   ..
-rw-r--r-- 3921 kc705.py
-rw-r--r-- 674 verilog_backend.py