whoops. mode-bits need to be put in MSB0 order. sigh
[openpower-isa.git] / src / openpower / sv / trans /
drwxr-xr-x   ..
-rw-r--r-- 3068 pysvp64dis.py
-rw-r--r-- 59906 svp64.py
-rw-r--r-- 6626 test_pysvp64dis.py