expand instruction bus width to 64 bit, start on a mini-cache
[soc.git] / src / soc / simple / test /
drwxr-xr-x   ..
-rw-r--r-- 8405 test_core.py
-rw-r--r-- 5730 test_issuer.py