add both logical and ALU test core
[soc.git] / src / soc / simple / test /
drwxr-xr-x   ..
-rw-r--r-- 7390 test_core.py