Keep only basic SoC designs in MiSoC
[litex.git] / targets /
drwxr-xr-x   ..
-rw-r--r-- 0 __init__.py
-rw-r--r-- 4161 mlabs_video.py
-rw-r--r-- 3339 ppro.py