projects
/
yosys.git
/ tree
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
| tree
history
|
HEAD
synth_ice40: -abc2 to always use `abc` even if `-abc9`
[yosys.git]
/
techlibs
/
ecp5
/
drwxr-xr-x
..
-rw-r--r--
163
.gitignore
blob
|
history
|
raw
-rw-r--r--
2858
Makefile.inc
blob
|
history
|
raw
-rw-r--r--
1252
abc9_5g.box
blob
|
history
|
raw
-rw-r--r--
568
abc9_5g.lut
blob
|
history
|
raw
-rw-r--r--
269
abc9_5g_nowide.lut
blob
|
history
|
raw
-rw-r--r--
820
abc9_map.v
blob
|
history
|
raw
-rw-r--r--
144
abc9_model.v
blob
|
history
|
raw
-rw-r--r--
145
abc9_unmap.v
blob
|
history
|
raw
-rw-r--r--
2389
arith_map.v
blob
|
history
|
raw
-rw-r--r--
715
brams.txt
blob
|
history
|
raw
-rwxr-xr-x
3696
brams_connect.py
blob
|
history
|
raw
-rwxr-xr-x
1021
brams_init.py
blob
|
history
|
raw
-rw-r--r--
3867
brams_map.v
blob
|
history
|
raw
-rw-r--r--
34988
cells_bb.v
blob
|
history
|
raw
-rw-r--r--
6129
cells_ff.vh
blob
|
history
|
raw
-rw-r--r--
1748
cells_io.vh
blob
|
history
|
raw
-rw-r--r--
15429
cells_map.v
blob
|
history
|
raw
-rw-r--r--
22562
cells_sim.v
blob
|
history
|
raw
-rw-r--r--
1408
dsp_map.v
blob
|
history
|
raw
-rw-r--r--
6480
ecp5_ffinit.cc
blob
|
history
|
raw
-rw-r--r--
4235
ecp5_gsr.cc
blob
|
history
|
raw
-rw-r--r--
258
latches_map.v
blob
|
history
|
raw
-rw-r--r--
214
lutrams.txt
blob
|
history
|
raw
-rw-r--r--
491
lutrams_map.v
blob
|
history
|
raw
-rw-r--r--
10823
synth_ecp5.cc
blob
|
history
|
raw
drwxr-xr-x
-
tests
tree
|
history