git.libre-soc.org Git - yosys.git/tree - techlibs/intel/cycloneiv/

projects / yosys.git / tree

summary | shortlog | log | commit | commitdiff | tree
history | HEAD

[yosys.git] / techlibs / intel / cycloneiv /

drwxr-xr-x		..
-rw-r--r--	3728	cells_arith.v	blob \| history \| raw
-rw-r--r--	4070	cells_map.v	blob \| history \| raw
-rw-r--r--	9688	cells_sim.v	blob \| history \| raw