$mem cell in verilog backend : grouped writes by clock
[yosys.git] / tests / bram /
drwxr-xr-x   ..
-rw-r--r-- 5 .gitignore
-rw-r--r-- 10242 generate.py
-rw-r--r-- 549 run-single.sh
-rwxr-xr-x 833 run-test.sh