Add ability to override verilog mode for verific -f command
[yosys.git] / tests / fsm /
drwxr-xr-x   ..
-rw-r--r-- 5 .gitignore
-rw-r--r-- 5700 generate.py
-rwxr-xr-x 1050 run-test.sh