Use mem2reg on memories that only have constant-index write ports
[yosys.git] / tests / share /
drwxr-xr-x   ..
-rw-r--r-- 5 .gitignore
-rw-r--r-- 4159 generate.py
-rwxr-xr-x 915 run-test.sh