verilog: get the simulator to run the combinatorial process at the beginning
-rw-r--r-- 18 .gitignore
drwxr-xr-x - examples
drwxr-xr-x - migen