sim: insert resets, support ClockSignal and ResetSignal
-rw-r--r-- 81 .gitignore
-rw-r--r-- 1426 .travis.yml
-rw-r--r-- 1871 LICENSE
-rw-r--r-- 3365 README.md
drwxr-xr-x - conda
drwxr-xr-x - doc
drwxr-xr-x - examples
drwxr-xr-x - migen
-rwxr-xr-x 1207 setup.py
drwxr-xr-x - tools