sim: pass extra keyword arguments to Verilog converter
-rw-r--r-- 69 .gitignore
-rw-r--r-- 3081 README
drwxr-xr-x - doc
drwxr-xr-x - examples
drwxr-xr-x - migen
-rwxr-xr-x 1230 setup.py
drwxr-xr-x - vpi