Remove verilog header files built from Chisel .prm file.
[freedom-sifive.git] / fpga / e300artydevkit / Makefile
2016-11-30 Richard XiaRemove verilog header files built from Chisel .prm...
2016-11-29 SiFiveInitial commit.