Add variable to control what program gets flashed to FPGA.
[freedom-sifive.git] / fpga / e300artydevkit / script / prologue.tcl
2016-12-01 Richard XiaMerge pull request #6 from sifive/remove-consts-vh
2016-11-30 Richard XiaRemove verilog header files built from Chisel .prm...
2016-11-29 SiFiveInitial commit.