projects
/
gem5.git
/ history
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅ next
arch-power: Refactor special purpose registers
[gem5.git]
/
src
/
arch
/
power
/
isa.hh
2021-02-15
Sandipan Das
arch-power: Refactor special purpose registers
blob
|
commitdiff
|
raw
2021-02-03
Bobby R. Bruce
misc: Merge branch v20.1.0.3 hotfix into develop
blob
|
commitdiff
|
raw
|
diff to current
2020-11-16
Bobby R. Bruce
misc: Merge branch hotfix v20.1.0.2 branch into develop
blob
|
commitdiff
|
raw
|
diff to current
2020-10-14
Gabe Black
misc: Standardize the way create() constructs SimObjects.
blob
|
commitdiff
|
raw
|
diff to current
2020-07-04
Bobby R. Bruce
misc: Merged m5ops_base hotfix into develop
blob
|
commitdiff
|
raw
|
diff to current
2020-06-12
Gabe Black
arch,cpu: Add a setThreadContext method to the ISA...
blob
|
commitdiff
|
raw
|
diff to current
2020-02-26
Bobby R. Bruce
misc: merge branch 'release-staging-v19.0.0.0' into...
blob
|
commitdiff
|
raw
|
diff to current
2020-02-24
Bobby R. Bruce
misc: Merged release-staging-v19.0.0.0 into develop
blob
|
commitdiff
|
raw
|
diff to current
2020-02-19
Adrian Herrera
misc: pass ThreadContext on ISA clear
blob
|
commitdiff
|
raw
|
diff to current
2020-02-18
Gabe Black
power: Delete the authors lists from the power ISA.
blob
|
commitdiff
|
raw
|
diff to current
2020-02-05
Gabe Black
arch: Introduce a base class for ISA classes.
blob
|
commitdiff
|
raw
|
diff to current
2019-01-31
Gabe Black
power: Get rid of some ISA specific register types.
blob
|
commitdiff
|
raw
|
diff to current
2019-01-30
Giacomo Gabrielli
arch,cpu: Add vector predicate registers
blob
|
commitdiff
|
raw
|
diff to current
2019-01-22
Gabe Black
arch: cpu: Stop passing around misc registers by reference.
blob
|
commitdiff
|
raw
|
diff to current
2017-12-04
Gabe Black
misc: Rename misc.(hh|cc) to logging.(hh|cc)
blob
|
commitdiff
|
raw
|
diff to current
2017-07-05
Rekai Gonzalez-Alb...
cpu: Added interface for vector reg file
blob
|
commitdiff
|
raw
|
diff to current
2017-07-05
Rekai Gonzalez-Alb...
cpu: Simplify the rename interface and use RegId
blob
|
commitdiff
|
raw
|
diff to current
2015-07-28
Nilay Vaish
revert 5af8f40d8f2c
blob
|
commitdiff
|
raw
|
diff to current
2015-07-26
Nilay Vaish
cpu: implements vector registers
blob
|
commitdiff
|
raw
|
diff to current
2015-02-16
Andreas Hansson
arch: Make readMiscRegNoEffect const throughout
blob
|
commitdiff
|
raw
|
diff to current
2014-01-24
Andreas Hansson
arch: Make all register index flattening const
blob
|
commitdiff
|
raw
|
diff to current
2014-01-24
Ali Saidi
arch, cpu: Add support for flattening misc register...
blob
|
commitdiff
|
raw
|
diff to current
2013-10-15
Yasuko Eckert
cpu: add a condition-code register class
blob
|
commitdiff
|
raw
|
diff to current
2013-02-19
Andreas Hansson
scons: Add warning for overloaded virtual functions
blob
|
commitdiff
|
raw
|
diff to current
2013-01-13
Nilay Vaish
x86: Changes to decoder, corrects 9376
blob
|
commitdiff
|
raw
|
diff to current
2013-01-07
Andreas Sandberg
arch: Move the ISA object to a separate section
blob
|
commitdiff
|
raw
|
diff to current
2013-01-07
Andreas Sandberg
arch: Make the ISA class inherit from SimObject
blob
|
commitdiff
|
raw
|
diff to current
2011-01-03
Steve Reinhardt
Make commenting on close namespace brackets consistent.
blob
|
commitdiff
|
raw
|
diff to current
2010-01-19
Derek Hower
merge
blob
|
commitdiff
|
raw
|
diff to current
2009-10-27
Timothy M. Jones
POWER: Add support for the Power ISA
blob
|
commitdiff
|
raw
|
diff to current
projects / gem5.git / history