projects / gem5.git / search
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
ext: Remove dead code from fixture.py
2020-06-18 Giacomo Travagliniext: Remove dead code from fixture.py
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-06-18 Giacomo Travagliniext: Remove dead code from loader.py
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-06-18 Giacomo Travagliniext: Remove dead code from helper.py
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-06-18 Giacomo Travagliniext: Remove dead code from test_util.py
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-06-18 Giacomo Travagliniext: Remove LogWrapper/TestLogWrapper from log.py
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-06-18 Giacomo Travagliniext: Fix the MakeFixture setup
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-06-18 Giacomo Travagliniext: Avoid specifying empty interfaces and embrace...
...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-06-18 Giacomo Travagliniext: Remove sandbox module from testlib
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-06-18 Giacomo Travaglinitests: log_call is not returning any value
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-06-14 Giacomo Travaglinitests: Use default None argument in makeArmSystem
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-06-08 Giacomo Travaglinimisc: Remove any reference to the ALPHA ISA
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-05-20 Michiel W. van Tolpython: Make DOT config generation optional
 commit | commitdiff | tree
2020-05-14 Giacomo Travaglinimisc: Add Arm contributions to gem5-20 RELEASE-NOTES.md
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-05-12 Jason Lowe-Powerscons: Update python-config flags for python3.8
 commit | commitdiff | tree
2020-05-12 Giacomo Travagliniscons: Add readCommandWithReturn helper
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-05-11 Timothy Hayesmem-ruby: MESI_Two_Level missing function compilation fix
 commit | commitdiff | tree
2020-05-11 Timothy Hayesmem-ruby: MOESI_CMP_directory sync fix
 commit | commitdiff | tree
2020-05-09 Giacomo Travagliniarch-arm: SVE instruction in EL1s cannot be trapped...
...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-05-09 Giacomo Travagliniarch-arm: CPTR.FPEN controlling SVE enablement
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-05-09 Giacomo Travagliniarch-arm: Remove checkSveTrap method
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-05-06 Giacomo Travaglinipython: Manually convert float to int when using %x
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-05-06 Giacomo Travagliniutil: Make cpt_upgraders python3 compatible
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-05-06 Giacomo Travagliniutil: Port git hooks to python3
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-05-04 Giacomo Travagliniarch-arm: Decode SEVL instruction for A32 and T32 IS
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-04-28 Giacomo Travagliniconfigs: Do not require args.kernel to be set in baremetal.py
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-04-28 Giacomo Travaglinisim, arch-arm: Restore capability of running without...
...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-04-27 Giacomo Travagliniarch-arm: SVE instructions do not use AHP format
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-04-27 Giacomo Travagliniarch-arm: Do not increment exponent if FPSCR.FZ in...
...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-04-23 Giacomo Travagliniconfigs: Use workloads.py in baremetal.py
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-04-23 Giacomo Travagliniconfigs: Produce list of workload types in workloads.py
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-04-23 Giacomo Travagliniconfigs: Add an example workloads module
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-04-21 Giacomo Travagliniconfigs: Add --machine-type option to baremetal.py
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-04-21 Giacomo Travagliniconfigs: Add --semi-path option to baremetal.py
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-04-19 Giacomo Travagliniarch-sparc: MAP_32BIT does not exist on solaris
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-04-15 Giacomo Travaglinitests: Run realview(64) tests with VExpress_GEM5_Foundation
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-04-15 Giacomo Travagliniarch-arm: Override ISA::takeOverFrom for the Arm ISA
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-04-15 Giacomo Travagliniarch, cpu: Add a takeOverFrom method for switching...
...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-04-15 Giacomo Travagliniarch-arm: Remove unnecessary haveGICv3CPUInterface
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-04-14 Giacomo Travaglinitests: Fail checkpoint regressions if no cpt has been...
...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-04-14 Giacomo Travaglinitests: Reduce checkpoint interval used by realview...
...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-04-14 Giacomo Travaglinidev-arm: Fix checkpointing for the GenericTimer
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-04-14 Giacomo Travagliniarch-arm: Handle empty object_file scenario in ArmFsWorkload
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-04-09 Adrian Herreradev-arm: Add VExpress_GEM5_Foundation platform
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-04-08 Adrian Herreraarch-arm, dev-arm: Autogen PSCI node in DTB
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-04-06 Giacomo Travagliniarch-arm: CNTHCTL trap to EL2 only if ARMv8.6-ECV implemented
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-04-01 Giacomo Travagliniconfigs: Enabling SimObj CLI for baremetal platform
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-03-31 Adrian Herreraarch-arm, dev-arm: WakeRequest implementation
 commit | commitdiff | tree
2020-03-30 Adrian Herreradev-arm: Adjust idreg value in RealViewCtrl
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-03-30 Giacomo Travaglinidev-arm: Fix pci_mem_base setting in VExpress_GEM5_Base
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-03-26 Giacomo Travaglinidev-arm: Don't use args and kwargs on attachIO
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-03-25 Giacomo Travagliniconfigs: Use ArmFsWorkload for Arm baremetal
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-03-25 Adrian Herreracpu: IntrControl, clear all and check helpers
Maintainer: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-03-25 Giacomo Travagliniconfigs: Initialize atags_addr in baremetal.py
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-03-25 Giacomo Travagliniconfigs: Enable Semihosting for baremetal.py
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-03-25 Giacomo Travagliniconfigs: Make --disk-image optional in baremetal.py
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-03-24 Giacomo Travagliniarch-arm: Make load_addr_mask=0 for ArmFsLinux only
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-03-24 Giacomo Travagliniarch-arm: Fix aapcs32/aapcs64 compilation issues
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-03-23 Giacomo Travaglinidev-arm: Add flash1 memory to VExpress_GEM5 platform
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-03-23 Adrian Herreradev-arm: Instantiate FVPBasePwrCtrl in VExpress_GEM5
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-03-20 Timothy Hayesmem-ruby: MESI_Three_Level discriminate L0 invalidation...
Reviewed-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
Maintainer: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-03-20 Timothy Hayesmem-ruby: MESI_Three_Level fix L1 MRU absence
Reviewed-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
Maintainer: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-03-20 Timothy Hayesmem-ruby: MESI_Three_Level fix L1 in_port ranks
Reviewed-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
Maintainer: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-03-20 Timothy Hayesmem-ruby: MESI_Three_level HTML reference generation fix
 commit | commitdiff | tree
2020-03-19 Giacomo Travaglinitests: Add --bin-path option to insttest regressions
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-03-19 Giacomo Travagliniarch-arm: Fix ArmSystem::_resetAddr evalutation
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-03-16 Giacomo Travaglinipower: Fix regStats for PowerModel and PowerModelState
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-03-13 Giacomo Travagliniarch-x86: Add Python 3 workarounds for long
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-03-13 Giacomo Travagliniarch-x86: Fix imports for Python 3 compatibility
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-03-13 Giacomo Travaglinitests: Use relative path for python3 compliance
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-03-13 Giacomo Travagliniarch: list.sort() sorting by key only in python3
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-03-13 Giacomo Travaglinidev-arm: Fix VExpressFastmodel.py indentation
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-03-13 Giacomo Travagliniarch: Convert exec keyword to exec() function
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-03-13 Giacomo Travagliniarch: Bring closure out of p_global_let
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-03-13 Giacomo Travaglinimisc: Make exception handling python3 compliant
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-03-13 Giacomo Travaglinimisc: Text vs Byte string in python3
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-03-13 Giacomo Travagliniscons: file removed from python3
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-03-13 Giacomo Travaglinimisc: Views and Iterators instead of Lists in python3
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-03-13 Giacomo Travagliniarch-arm: Fix Arch detection in FS if there is not...
...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-03-12 Adrian Herreradev-arm: add FVP Base Power Controller model
Maintainer: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-03-12 Adrian Herreraarch-arm: Rewrite getMPIDR
Maintainer: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-03-11 Andriani Mappouraarch-arm: Correct the Ids and names of the PMU events
Reviewed-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
Maintainer: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-03-10 Giacomo Travagliniarch-arm: Remove unnecessary RegIndex set for VSTR...
...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-03-10 Adrian Herreraarch-arm: GenericTimer arch regs, perms/trapping
Maintainer: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-03-10 Adrian Herreradev-arm: Refactor GenericTimer
Maintainer: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-03-10 Giacomo Travagliniarch-arm: Hint the compiler to inline getArmSystem
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-03-10 Giacomo Travagliniarch-arm: Speedup ARM execution by avoiding expensive...
...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-03-10 Giacomo Travagliniarch-arm: python3 "/" will always produce a float
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-03-10 Giacomo Travaglinimisc: Replace basestring with six.string_types
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-03-10 Giacomo Travaglinimisc: Replace __metaclass__ with six.add_metaclass
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-03-10 Giacomo Travaglinimisc: string.join has been removed in python3
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-03-10 Giacomo Travaglinipython: The new module has been removed in python3
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-03-10 Andreas Sandbergpython: Make meta class declarations Python 3 safe
 commit | commitdiff | tree
2020-03-04 Giacomo Travagliniarch-arm: Remove unused getArmSystem helper
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-03-04 Timothy Hayesmem-ruby: Minor Ruby Prefetcher fixes
 commit | commitdiff | tree
2020-03-03 Giacomo Travaglinitests: simple_ruby_test's valid_host is X86 only
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-03-02 Adrian Herreradev-arm: Add missing UARTs (PL011) to VExpress_GEM5...
...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-03-02 Adrian Herreradev-arm: Add trusted SP805 to VExpress_GEM5 platform
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-03-02 Adrian Herreradev-arm: Add trusted SRAM memory to VExpress_GEM5 platform
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-03-02 Adrian Herreradev-arm: Add flash0 memory to VExpress_GEM5 platform
 ...off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
2020-02-28 Adrian Herreradev-arm: PL031, fix AMBA ID and clock names
Maintainer: Giacomo Travaglini <giacomo.travaglini@arm.com>
 commit | commitdiff | tree
next