projects / ieee754fpu.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 7d18d7a) | patch
found an error in PartitionedAssign and PartitionedRepl
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Thu, 21 Oct 2021 12:06:35 +0000 (13:06 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Thu, 21 Oct 2021 12:06:35 +0000 (13:06 +0100)
commit494757caa1f89c14df8ea83ed9f1e450b2c0b0d4
treebc4a5ded26f33fdb5dd9d944066ee5ad19a3483ctree
parent7d18d7afcb57a4a845356e137bdeeda0cf1e2c10commit | diff
found an error in PartitionedAssign and PartitionedRepl
where Slice was accidentally being done on SimdSignal rather than
SimdSignals internal sig.  whilst this was a legitimate oversight
the bug should have been found when a NotImplemented SimdSignal.__Slice__
was added.

Project Development Practices were violated here by unit tests not
having been run, which would have easily detected the bug
src/ieee754/part_ass/assign.py diff | blob | history
src/ieee754/part_repl/repl.py diff | blob | history