projects
/
libreriscv.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
62ba2b8
)
(no commit message)
author
lkcl
<lkcl@web>
Thu, 14 Oct 2021 17:10:31 +0000
(18:10 +0100)
committer
IkiWiki
<ikiwiki.info>
Thu, 14 Oct 2021 17:10:31 +0000
(18:10 +0100)
3d_gpu/architecture/dynamic_simd/shape.mdwn
patch
|
blob
|
history
diff --git
a/3d_gpu/architecture/dynamic_simd/shape.mdwn
b/3d_gpu/architecture/dynamic_simd/shape.mdwn
index ba466150845f170a8989a6a6fdcfbf42c42d2a53..e501cb5455c6b12f0a63d60d81961f8b36faf2a6 100644
(file)
--- a/
3d_gpu/architecture/dynamic_simd/shape.mdwn
+++ b/
3d_gpu/architecture/dynamic_simd/shape.mdwn
@@
-272,4
+272,13
@@
SimdShape needs:
Examples of the operator usage:
- x = SimdShape(
+ x = SimdShape(vec_op_widths={0b00: 64, 0b01:32, 0b10: 16})
+ y = x + 5
+ print(y.vec_op_widths)
+ {0b00: 69, 0b01: 37, 0b10: 21}
+
+In other words, when requesting 5 to be added to x, every single
+one of the Vector Element widths had 5 added to it. If the
+partition counts were 2x for 0b00 and 4x for 0b01 then this
+would create 2x 69-bit and 4x 37-bit Vector Elements.
+